~ruther/verilog-riscv-semestral-project

ref: 6da6eb9e4ee2ac5f96d5bed40c4c46d57a64c79f verilog-riscv-semestral-project/tests/custom d---------
tests: add more custom tests
tests: add register dump, printing
feat: add support for official tests
Do not follow this link