~ruther/verilog-riscv-semestral-project

ref: 586cf7122913dbe1faece5e92b9da4bfc0d36403 verilog-riscv-semestral-project/tests/comp_list.lst -rwxr-xr-x 332 bytes
feat: move jumping to execute stage
Merge pull request #1 from Rutherther/feat/pipeline

Implement pipeline
chore: add new files to compilation list
tests: add python test environment for custom tests
Do not follow this link