~ruther/verilog-riscv-semestral-project

ref: 11422de00c50854a650da69469f3646f4e2f500b verilog-riscv-semestral-project/src/cpu_types.sv -rwxr-xr-x 368 bytes
feat: implement sb, sh, lb, lh support via masking
chore: add cpu types for various sources

Better orientation by name instead of
number
Do not follow this link