~ruther/verilog-riscv-semestral-project

ref: 0d5d1a1fc04a21df2c7cf81ce969e9c02c125901 verilog-riscv-semestral-project/tests/custom d---------
tests: add more custom tests
tests: add register dump, printing
feat: add support for official tests
Do not follow this link