~ruther/jesd204b-vhdl

ref: 2315856bc9404c4bec97a19d6bcc222031faf985 jesd204b-vhdl/.gitignore -rw-r--r-- 121 bytes
2315856b — František Boháček feat: start emptying lane aligned buffer only if not in CGS 2 years ago 
                                                                                
1
2
3
4
5
6
7
8
9
10
11
12
13
14

_impactbatch.log
work/
sim/
*.~undo-tree~
*.bak
*.qws
*.rpt

output_files/
db/
incremental_db/
simulation/
timing/
*_sim/
Do not follow this link