ditigal.xyz
git
Log in
—
Register
~ruther
/
vhdl-spi-2
summary
tree
log
refs
ref:
98fdc2a71b1659c3d65e838503aa607502a8bb09
vhdl-spi-2
/
stm_spi_funduino
/.gitignore
-rw-r--r--
53 bytes
View
Log
View raw
Permalink
98fdc2a7
— Rutherther tests: add proper checks for clock polarity before and after csn
3 months ago
1
2
3
4
5
6
7
obj/ bin/ compile_commands.json core .depend .cache/
Do not follow this link