~ruther/vhdl-spi-2

ref: 380887154f0c912f143363d71976c471f2158757 vhdl-spi-2/hdl_spi/.gitignore -rw-r--r-- 94 bytes
38088715 — Rutherther fix: short last sck pulse on slower clock 3 months ago 
                                                                                
1
2
3
4
5
6
7
8

modelsim.ini
sim_build/
__pycache__/
transcript
vsim.wlf
vsim_stacktrace.vstf
core
results.xml
Do not follow this link