~ruther/verilog-riscv-semestral-project

ref: fb02ebb264bda787ca3441964dfa1fe6e69ca6ef verilog-riscv-semestral-project/.gitmodules -rwxr-xr-x 137 bytes
fb02ebb2 — Rutherther Merge pull request #2 from Rutherther/feat/misaligned-reads 1 year, 4 months ago
                                                                                
1
2
3
[submodule "tests/official/riscv-tests"]
	path = tests/official/riscv-tests
	url = https://github.com/riscv-software-src/riscv-tests.git
Do not follow this link