~ruther/verilog-riscv-semestral-project

ref: c682cc068ee41da1b00fbd51dfb79f9cd5560d0d verilog-riscv-semestral-project/.gitignore -rwxr-xr-x 90 bytes
c682cc06 — Rutherther feat: implement ebreak 2 years ago 
                                                                                
1
2
3
4
5
6
7
8
9
10
11
12
13
14

.DS_Store
.idea
*.log
tmp/

.direnv/
obj_dir/
*.vcd

waves/
programs/bin/
*.o
*.bin
*.dat