~ruther/verilog-riscv-semestral-project

ref: b89bec430c94042ce0fce7527aad91a42af9f00b verilog-riscv-semestral-project/src/stages/fetch.sv -rw-r--r-- 312 bytes
b89bec43 — Rutherther feat: add misaligned memory access support 2 years ago 
                                                                                
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

import cpu_types::*;

module fetch(
  input        clk,
  input [31:0] pc,
  input [31:0] mem_instruction,

  output       stage_status_t stage_out
);
  assign stage_out.instruction.instruction = mem_instruction;
  assign stage_out.pc = pc;

  assign stage_out.valid = 1;
  assign stage_out.ready = 1;
endmodule