~ruther/verilog-riscv-semestral-project

ref: b89bec430c94042ce0fce7527aad91a42af9f00b verilog-riscv-semestral-project/.envrc -rwxr-xr-x 10 bytes
b89bec43 — Rutherther feat: add misaligned memory access support 1 year, 4 months ago 
                                                                                
1

use flake
Do not follow this link