~ruther/verilog-riscv-semestral-project

ref: acf0f7243e7b45dc7db8e51c5c7ae659f7ef2bb3 verilog-riscv-semestral-project/.envrc -rwxr-xr-x 10 bytes
acf0f724 — Rutherther feat: implement sb, sh, lb, lh support via masking 2 years ago 
                                                                                
1

use flake