~ruther/verilog-riscv-semestral-project

89e944c0 — Rutherther fix: sign extend only when misaligned access 2 years ago
..
d---------