~ruther/verilog-riscv-semestral-project

ref: 69ced879bbbaf6d106ac95a8ee8e6a6872177c83 verilog-riscv-semestral-project/.envrc -rwxr-xr-x 10 bytes
69ced879 — Rutherther fix: make rd1, rd2 in register_file regs 1 year, 7 months ago 
                                                                                
1

use flake
Do not follow this link