~ruther/verilog-riscv-semestral-project

ref: 66d141635b81de276634d3d9f97fe46c0ffb2f32 verilog-riscv-semestral-project/programs/tests.c -rwxr-xr-x 132 bytes
66d14163 — Rutherther feat: move jumping to execute stage 2 years ago 
                                                                                
1
2
3
4
5
6
7

void main()
{
	signed char a = -10;
	signed char b = a << 1;
	unsigned char c = ((unsigned char)b) >> 1;
	signed char d = b >> 1;
}