~ruther/verilog-riscv-semestral-project

ref: 52b05e5db08bd4360a157609d8529e01ad35cfd9 verilog-riscv-semestral-project/.envrc -rwxr-xr-x 10 bytes
52b05e5d — Rutherther feat: add control_unit wrapper over instruction_decoder 1 year, 5 months ago 
                                                                                
1

use flake
Do not follow this link