ditigal.xyz
git
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
51842d387ac593fdcad90d2ed22e258a1c6780ee
verilog-riscv-semestral-project
/
tests
/official
d---------
Tree
Log
Permalink
51842d38
— Rutherther feat: add support for official tests
1 year, 5 months ago
..
-rwxr-xr-x
Makefile
609 bytes
d---------
env/
-rwxr-xr-x
official_tests.py
1.3 KiB
m---------
riscv-tests @ bd0a19c136927eaa3b7296a591a896c141affb6b
Do not follow this link