~ruther/verilog-riscv-semestral-project

ref: 51842d387ac593fdcad90d2ed22e258a1c6780ee verilog-riscv-semestral-project/programs/start.S -rwxr-xr-x 94 bytes
51842d38 — Rutherther feat: add support for official tests 1 year, 5 months ago 
                                                                                
1
2
3
4
5
6
7
8
9

.global _start

.text
_start:
    addi sp, x0, 1020
    call main
loop:
    ebreak
    j loop
Do not follow this link