~ruther/verilog-riscv-semestral-project

ref: 32388b786d96e16d5264fe541d217ba5ca6b7084 verilog-riscv-semestral-project/programs/add.c -rwxr-xr-x 171 bytes
32388b78 — Rutherther feat: add support for loading and saving ram from disk 1 year, 6 months ago 
                                                                                
1
2
3
4
5
6
7
8
9
10
11
12
13
14

int add(int a, int b)
{
    return a + b;
}

void main()
{
    int a = 20;
    int b = 30;
    int c = add(a, b);

    int* result_address = 0;
    *result_address = c;
}
Do not follow this link