~ruther/verilog-riscv-semestral-project

ref: 1d7c9233527974f1bfd8db7e0027d5871911b997 verilog-riscv-semestral-project/programs/tests.c -rwxr-xr-x 132 bytes
1d7c9233 — Rutherther chore: add python cache to gitignore 2 years ago 
                                                                                
1
2
3
4
5
6
7

void main()
{
	signed char a = -10;
	signed char b = a << 1;
	unsigned char c = ((unsigned char)b) >> 1;
	signed char d = b >> 1;
}