ditigal.xyz
git
Log in
—
Register
~ruther
/
verilog-riscv-semestral-project
summary
tree
log
refs
ref:
06261583f05c4889143c9a74e0007ec20034d3d4
verilog-riscv-semestral-project
/
programs
/start.S
-rwxr-xr-x
94 bytes
View
Log
View raw
Permalink
06261583
— Rutherther chore: update nixpkgs
1 year, 5 months ago
1
2
3
4
5
6
7
8
9
.global
_start
.text
_start:
addi
sp
,
x0
,
1020
call
main
loop:
ebreak
j
loop
Do not follow this link