~ruther/verilog-riscv-semestral-project

verilog-riscv-semestral-project/tests/official/Makefile -rw-r--r-- 618 bytes
chore: remove unnecessary executable flags

Closes #4.
tests: compile only once, copy proram, memory files to correct locations
feat: add support for official tests