~ruther/verilog-riscv-semestral-project

ref: feat/pipeline verilog-riscv-semestral-project/tests/official/Makefile -rwxr-xr-x 618 bytes
tests: compile only once, copy proram, memory files to correct locations
feat: add support for official tests
Do not follow this link