~ruther/verilog-riscv-semestral-project

ref: b0f8702877121832dfdee7d921af417237673284 verilog-riscv-semestral-project/testbench/tb_ram.sv -rwxr-xr-x 818 bytes 
tests: fix ram and control_unit tests to match newest architecture

test: add ram test