~ruther/verilog-riscv-semestral-project

ref: 89e944c05b3c054fee5be670cd1b00e0e487819b verilog-riscv-semestral-project/tests/test_types.py -rwxr-xr-x 928 bytes
tests: add register dump, printing
feat: add support for official tests
Do not follow this link