This chip is quite special in comparison to the other chips. This one has two CPUs inside of it. Currently the linker script here and, isr vector and such are meant mainly for the CM7, assuming the default values of BCM7_ADD0, using the 512K AXI SRAM.

I have yet to decide how to handle both the CPUs at one time in this project structure.