~ruther/avr-device

f72d85ee3b44f9bfb5faacbf26b0a04bbb50b579 — Rahix 5 years ago 0f1b031
attiny85: Update USI patch

Signed-off-by: Rahix <rahix@rahix.de>
1 files changed, 13 insertions(+), 3 deletions(-)

M patch/attiny85.yaml
M patch/attiny85.yaml => patch/attiny85.yaml +13 -3
@@ 3,9 3,19 @@ _include:

USI:
  USICR:
    _modify:
      USICLK:
        access: write-only
      USITC:
        access: write-only
    USIWM:
      _replace_enum:
        DISABLED: [0, "All detectors disabled. Port pins operates as normal."]
        THREE_WIRE: [1, "Three-wire mode. Uses DO, DI, and USCK pins."]
        TWO_WIRE_SLAVE: [2, "Two-wire mode (Slave). Uses SDA (DI) and SCL (USCK) pins."]
        DISABLED:        [0, "All detectors disabled. Port pins operates as normal."]
        THREE_WIRE:      [1, "Three-wire mode. Uses DO, DI, and USCK pins."]
        TWO_WIRE_SLAVE:  [2, "Two-wire mode (Slave). Uses SDA (DI) and SCL (USCK) pins."]
        TWO_WIRE_MASTER: [3, "Two-wire mode (Master). Uses SDA and SCL pins."]
    USICS:
      NO_CLOCK: [0, "No Clock/Software clock strobe"]
      TC0:      [1, "Timer/Counter0 Compare Match"]
      EXT_POS:  [2, "External, positive edge"]
      EXT_NEG:  [3, "External, negative edge"]

Do not follow this link